{
  "display_name" : "Instruction Metrics",
  "modes" : [
    {
      "display_name" : "Instruction Address Translation Metrics",
      "displays" : [
        {
          "color" : "blue",
          "kind" : "bar",
          "metric" : "l1i_tlb_miss_spec"
        },
        {
          "color" : "purple",
          "kind" : "bar",
          "metric" : "l1i_tlb_fill_spec"
        },
        {
          "color" : "yellow",
          "kind" : "bar",
          "metric" : "l2i_tlb_miss_spec"
        },
        {
          "color" : "red",
          "kind" : "bar",
          "metric" : "l2i_walk_spec"
        },
        {
          "color" : "orange",
          "kind" : "bar",
          "metric" : "l1i_demand_miss_spec"
        },
        {
          "color" : "purple",
          "kind" : "bar",
          "metric" : "fetch_restart"
        }
      ],
      "documentation" : "The Instruction Virtual Memory Translation Metrics mode counts the speculative activity related to translating instruction virtual addresses into physical addresses, including the L1I TLB, L2 TLB, and page table walker.",
      "metrics" : [
        {
          "aggregation" : "sum",
          "display_name" : "L1I TLB Misses (Speculative)",
          "name" : "l1i_tlb_miss_spec",
          "short_display_name" : "L1ITLB Misses",
          "synopsis" : "Demand instruction fetches that missed in the L1 Instruction TLB."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L1I TLB Fills (Speculative)",
          "name" : "l1i_tlb_fill_spec",
          "short_display_name" : "L1ITLB Fills",
          "synopsis" : "Translations filled into the L1 Instruction TLB."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L2 TLB Misses (Speculative)",
          "name" : "l2i_tlb_miss_spec",
          "short_display_name" : "L2TLB Misses",
          "synopsis" : "Instruction fetches that missed in the L2 TLB."
        },
        {
          "aggregation" : "sum",
          "display_name" : "MMU Instruction Fetch Walks (Speculative)",
          "name" : "l2i_walk_spec",
          "short_display_name" : "MMU IFetch Walks",
          "synopsis" : "Page table walk memory requests on behalf of instruction fetches."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L1I Cache Demand Misses (Speculative)",
          "name" : "l1i_demand_miss_spec",
          "short_display_name" : "L1IC Misses",
          "synopsis" : "Demand fetch misses that require a new cache line fill of the L1 Instruction Cache."
        },
        {
          "aggregation" : "sum",
          "display_name" : "Fetch Restarts (Speculative)",
          "name" : "fetch_restart_spec",
          "short_display_name" : "Fetch Restarts",
          "synopsis" : "Fetch Unit internal restarts for any reason. Does not include branch mispredicts."
        },
        {
          "aggregation" : "sum",
          "display_name" : "Cycles",
          "name" : "cycle",
          "synopsis" : "Cycles elapsed while the CPU was active."
        }
      ],
      "name" : "instruction_address_translation_metrics",
      "synopsis" : "Counts speculative activity for instruction virtual address translation.",
      "thresholds" : [

      ],
      "triggers" : [

      ]
    },
    {
      "display_name" : "Data Address Translation Metrics",
      "displays" : [
        {
          "color" : "blue",
          "kind" : "bar",
          "metric" : "l1d_tlb_access_spec"
        },
        {
          "color" : "purple",
          "kind" : "bar",
          "metric" : "l1d_tlb_miss_spec"
        },
        {
          "color" : "yellow",
          "kind" : "bar",
          "metric" : "l1d_tlb_fill_spec"
        },
        {
          "color" : "red",
          "kind" : "bar",
          "metric" : "l2d_tlb_miss_spec"
        },
        {
          "color" : "orange",
          "kind" : "bar",
          "metric" : "l2d_walk_spec"
        }
      ],
      "documentation" : "The Data Virtual Memory Translation Metrics mode counts the speculative activity related to translating data virtual addresses into physical addresses, including the L1D TLB, L2 TLB, and table walker.",
      "metrics" : [
        {
          "aggregation" : "sum",
          "display_name" : "L1D TLB Accesses (Speculative)",
          "name" : "l1d_tlb_access_spec",
          "short_display_name" : "L1DTLB Accesses",
          "synopsis" : "Load and store accesses to the L1D TLB."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L1D TLB Misses (Speculative)",
          "name" : "l1d_tlb_miss_spec",
          "short_display_name" : "L1DTLB Misses",
          "synopsis" : "Loads and stores that missed in the L2 TLB."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L1D TLB Fills (Speculative)",
          "name" : "l1d_tlb_fill_spec",
          "short_display_name" : "L1DTLB Fills",
          "synopsis" : "Translations filled into the L1D TLB."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L2 TLB Misses (Speculative)",
          "name" : "l2d_tlb_miss_spec",
          "short_display_name" : "L2TLB Misses",
          "synopsis" : "Data fetches that missed in the L2 TLB."
        },
        {
          "aggregation" : "sum",
          "display_name" : "MMU Data Access Walks (Speculative)",
          "name" : "l2d_walk_spec",
          "short_display_name" : "MMU Data Walks",
          "synopsis" : "Table walk memory requests on behalf of data accesses."
        },
        {
          "aggregation" : "sum",
          "display_name" : "Cycles",
          "name" : "cycle",
          "synopsis" : "Cycles elapsed while the CPU was active."
        }
      ],
      "name" : "data_address_translation_metrics",
      "synopsis" : "Counts speculative activity for data virtual address translation.",
      "thresholds" : [

      ],
      "triggers" : [

      ]
    },
    {
      "display_name" : "L1D Cache Metrics",
      "displays" : [
        {
          "color" : "blue",
          "kind" : "bar",
          "metric" : "ld_uop_spec"
        },
        {
          "color" : "purple",
          "kind" : "bar",
          "metric" : "st_uop_spec"
        },
        {
          "color" : "yellow",
          "kind" : "bar",
          "metric" : "l1d_miss_ld_spec"
        },
        {
          "color" : "red",
          "kind" : "bar",
          "metric" : "l1d_miss_st_spec"
        },
        {
          "color" : "orange",
          "kind" : "bar",
          "metric" : "l1d_writeback"
        }
      ],
      "metrics" : [
        {
          "aggregation" : "sum",
          "display_name" : "Load Micro-operations (Speculative)",
          "name" : "ld_uop_spec",
          "short_display_name" : "Ld µops",
          "synopsis" : "Micro-operations that flowed through the Load Unit."
        },
        {
          "aggregation" : "sum",
          "display_name" : "Store Micro-operations (Speculative)",
          "name" : "st_uop_spec",
          "short_display_name" : "St µops",
          "synopsis" : "Micro-operations that flowed through the Store Unit."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L1D Load Misses (Speculative)",
          "name" : "l1d_miss_ld_spec",
          "short_display_name" : "L1D Ld Misses",
          "synopsis" : "Loads that missed the L1D Cache."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L1D Store Misses (Speculative)",
          "name" : "l1d_miss_st_spec",
          "short_display_name" : "L1D St Misses",
          "synopsis" : "Stores that missed the L1D Cache."
        },
        {
          "aggregation" : "sum",
          "display_name" : "L1D Cache Writebacks (Speculative)",
          "name" : "l1d_writeback",
          "short_display_name" : "L1DC Writebacks",
          "synopsis" : "Dirty cache lines written back from the L1D Cache toward the Shared L2 Cache."
        },
        {
          "aggregation" : "sum",
          "display_name" : "Cycles",
          "name" : "cycle",
          "synopsis" : "Cycles elapsed while the CPU was active."
        }
      ],
      "name" : "l1d_metrics",
      "synopsis" : "Counts speculative activity in L1D Caches.",
      "thresholds" : [

      ],
      "triggers" : [

      ]
    }
  ],
  "name" : "metrics",
  "platforms" : [
    {
      "constants" : {

      },
      "expressions" : {
        "cycle" : "CORE_ACTIVE_CYCLE",
        "fetch_restart_spec" : "FETCH_RESTART",
        "l1d_miss_ld_spec" : "L1D_CACHE_MISS_LD",
        "l1d_miss_st_spec" : "L1D_CACHE_MISS_ST",
        "l1d_tlb_access_spec" : "L1D_TLB_ACCESS",
        "l1d_tlb_fill_spec" : "L1D_TLB_FILL",
        "l1d_tlb_miss_spec" : "L1D_TLB_MISS",
        "l1d_writeback" : "L1D_CACHE_WRITEBACK",
        "l1i_demand_miss_spec" : "L1I_CACHE_MISS_DEMAND",
        "l1i_tlb_fill_spec" : "L1I_TLB_FILL",
        "l1i_tlb_miss_spec" : "L1I_TLB_MISS_DEMAND",
        "l2d_tlb_miss_spec" : "L2_TLB_MISS_DATA",
        "l2d_walk_spec" : "MMU_TABLE_WALK_DATA",
        "l2i_tlb_miss_spec" : "L2_TLB_MISS_INSTRUCTION",
        "l2i_walk_spec" : "MMU_TABLE_WALK_INSTRUCTION",
        "ld_uop_spec" : "LD_UNIT_UOP",
        "st_uop_spec" : "ST_UNIT_UOP"
      },
      "periods" : {

      },
      "platforms" : [
        "t8101",
        "t8103",
        "t6000",
        "t6001",
        "t6002"
      ],
      "supported_mode_names" : [
        "instruction_address_translation_metrics",
        "data_address_translation_metrics",
        "l1d_metrics"
      ]
    },
    {
      "constants" : {

      },
      "expressions" : {
        "cycle" : "CORE_ACTIVE_CYCLE",
        "fetch_restart_spec" : "FETCH_RESTART",
        "l1d_miss_ld_spec" : "L1D_CACHE_MISS_LD",
        "l1d_miss_st_spec" : "L1D_CACHE_MISS_ST",
        "l1d_tlb_access_spec" : "L1D_TLB_ACCESS",
        "l1d_tlb_fill_spec" : "L1D_TLB_FILL",
        "l1d_tlb_miss_spec" : "L1D_TLB_MISS",
        "l1d_writeback" : "L1D_CACHE_WRITEBACK",
        "l1i_demand_miss_spec" : "L1I_CACHE_MISS_DEMAND",
        "l1i_tlb_fill_spec" : "L1I_TLB_FILL",
        "l1i_tlb_miss_spec" : "L1I_TLB_MISS_DEMAND",
        "l2d_tlb_miss_spec" : "L2_TLB_MISS_DATA",
        "l2d_walk_spec" : "MMU_TABLE_WALK_DATA",
        "l2i_tlb_miss_spec" : "L2_TLB_MISS_INSTRUCTION",
        "l2i_walk_spec" : "MMU_TABLE_WALK_INSTRUCTION",
        "ld_uop_spec" : "LD_UNIT_UOP",
        "st_uop_spec" : "ST_UNIT_UOP"
      },
      "periods" : {

      },
      "platforms" : [
        "t8110",
        "t8112",
        "t6020",
        "t6021",
        "t6022"
      ],
      "supported_mode_names" : [
        "instruction_address_translation_metrics",
        "data_address_translation_metrics",
        "l1d_metrics"
      ]
    },
    {
      "constants" : {

      },
      "expressions" : {
        "cycle" : "CORE_ACTIVE_CYCLE",
        "fetch_restart_spec" : "FETCH_RESTART",
        "l1d_miss_ld_spec" : "L1D_CACHE_MISS_LD",
        "l1d_miss_st_spec" : "L1D_CACHE_MISS_ST",
        "l1d_tlb_access_spec" : "L1D_TLB_ACCESS",
        "l1d_tlb_fill_spec" : "L1D_TLB_FILL",
        "l1d_tlb_miss_spec" : "L1D_TLB_MISS",
        "l1d_writeback" : "L1D_CACHE_WRITEBACK",
        "l1i_demand_miss_spec" : "L1I_CACHE_MISS_DEMAND",
        "l1i_tlb_fill_spec" : "L1I_TLB_FILL",
        "l1i_tlb_miss_spec" : "L1I_TLB_MISS_DEMAND",
        "l2d_tlb_miss_spec" : "L2_TLB_MISS_DATA",
        "l2d_walk_spec" : "MMU_TABLE_WALK_DATA",
        "l2i_tlb_miss_spec" : "L2_TLB_MISS_INSTRUCTION",
        "l2i_walk_spec" : "MMU_TABLE_WALK_INSTRUCTION",
        "ld_uop_spec" : "LD_UNIT_UOP",
        "st_uop_spec" : "ST_UNIT_UOP"
      },
      "periods" : {

      },
      "platforms" : [
        "t8120",
        "t8122",
        "t6030",
        "t6031",
        "t6032",
        "t6034",
        "t8130"
      ],
      "supported_mode_names" : [
        "instruction_address_translation_metrics",
        "data_address_translation_metrics",
        "l1d_metrics"
      ]
    },
    {
      "constants" : {

      },
      "expressions" : {
        "cycle" : "CORE_ACTIVE_CYCLE",
        "fetch_restart_spec" : "FETCH_RESTART",
        "l1d_miss_ld_spec" : "L1D_CACHE_MISS_LD",
        "l1d_miss_st_spec" : "L1D_CACHE_MISS_ST",
        "l1d_tlb_access_spec" : "L1D_TLB_ACCESS",
        "l1d_tlb_fill_spec" : "L1D_TLB_FILL",
        "l1d_tlb_miss_spec" : "L1D_TLB_MISS",
        "l1d_writeback" : "L1D_CACHE_WRITEBACK",
        "l1i_demand_miss_spec" : "L1I_CACHE_MISS_DEMAND",
        "l1i_tlb_fill_spec" : "L1I_TLB_FILL",
        "l1i_tlb_miss_spec" : "L1I_TLB_MISS_DEMAND",
        "l2d_tlb_miss_spec" : "L2_TLB_MISS_DATA",
        "l2d_walk_spec" : "MMU_TABLE_WALK_DATA",
        "l2i_tlb_miss_spec" : "L2_TLB_MISS_INSTRUCTION",
        "l2i_walk_spec" : "MMU_TABLE_WALK_INSTRUCTION",
        "ld_uop_spec" : "LD_UNIT_UOP",
        "st_uop_spec" : "ST_UNIT_UOP"
      },
      "periods" : {

      },
      "platforms" : [
        "t8132",
        "t6040",
        "t6041",
        "t8140"
      ],
      "supported_mode_names" : [
        "instruction_address_translation_metrics",
        "data_address_translation_metrics",
        "l1d_metrics"
      ]
    },
    {
      "constants" : {

      },
      "expressions" : {
        "cycle" : "CORE_ACTIVE_CYCLE",
        "fetch_restart_spec" : "FETCH_RESTART",
        "l1d_miss_ld_spec" : "L1D_CACHE_MISS_LD",
        "l1d_miss_st_spec" : "L1D_CACHE_MISS_ST",
        "l1d_tlb_access_spec" : "L1D_TLB_ACCESS",
        "l1d_tlb_fill_spec" : "L1D_TLB_FILL",
        "l1d_tlb_miss_spec" : "L1D_TLB_MISS",
        "l1d_writeback" : "L1D_CACHE_WRITEBACK",
        "l1i_demand_miss_spec" : "L1I_CACHE_MISS_DEMAND",
        "l1i_tlb_fill_spec" : "L1I_TLB_FILL",
        "l1i_tlb_miss_spec" : "L1I_TLB_MISS_DEMAND",
        "l2d_tlb_miss_spec" : "L2_TLB_MISS_DATA",
        "l2d_walk_spec" : "MMU_TABLE_WALK_DATA",
        "l2i_tlb_miss_spec" : "L2_TLB_MISS_INSTRUCTION",
        "l2i_walk_spec" : "MMU_TABLE_WALK_INSTRUCTION",
        "ld_uop_spec" : "LD_UNIT_UOP",
        "st_uop_spec" : "ST_UNIT_UOP"
      },
      "periods" : {

      },
      "platforms" : [
        "t8142",
        "t6050"
      ],
      "supported_mode_names" : [
        "instruction_address_translation_metrics",
        "data_address_translation_metrics",
        "l1d_metrics"
      ]
    }
  ]
}